Checkpointing for Virtual Platforms and SystemC-TLM

نویسندگان
چکیده

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A SystemC Library for Advanced TLM Verification

This paper introduces the System Verification Methodology (SVM) Library as an advanced TLM library for SystemC, which is based on the OVM-SC library, a SystemC implementation of an Open Verification Methodology (OVM) subset. SVM integrates with a functional coverage library and comes as a significant extension of the OVM-SC library, by providing domain specific components (drivers, monitors, sc...

متن کامل

System-Platforms-Based SystemC TLM Design of Image Processing Chains for Embedded Applications

Intelligent vehicle design is a complex task which requires multidomains modeling and abstraction. Transaction-level modeling (TLM) and component-based software development approaches accelerate the process of an embedded system design and simulation and hence improve the overall productivity. On the other hand, system-level design languages facilitate the fast hardware synthesis at behavioral ...

متن کامل

SystemC Manipulation Framework: from RTL VHDL to Optimized TLM SystemC

We propose a novel framework for SystemC manipulation based on the open-source hardware design and analysis environment zamiaCAD. The framework provides optimized VHDL-to-SystemC translation and subsequent abstraction to higher-level, including an Eclipse-based front-end. 1. Overview of zamiaCAD zamiaCAD [1] is a modular and extensible open source framework supporting multiple use-cases, like h...

متن کامل

Efficient Encoding of SystemC/TLM in Promela

To deal with the ever growing complexity of Systems-on-Chip, designers use models early in the design flow. SystemC is a commonly used tool to write such models. In order to verify these models, one thriving approach is to encode its semantics into a formal language, and then to verify it with verification tools. Various encodings of SystemC into formal languages have already been proposed, wit...

متن کامل

Modeling Time-Triggered Ethernet in SystemC/TLM for Virtual Prototyping of Cyber-Physical Systems

When designing cyber-physical systems (CPS), virtual prototyping can discover potential design flaws at early design stages to reduce the difficulties at the integration stage. CPS are typically complex real-time distributed systems which require networks with deterministic end-to-end latency and bounded jitter. Time-triggered Ethernet (TTEthernet) integrates time-triggered and event-triggered ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems

سال: 2013

ISSN: 1063-8210,1557-9999

DOI: 10.1109/tvlsi.2011.2181881